Abstract: A linear CMOS VI-converter operating in strong inversion with a commonmode input range from the negative to the positive supplly rail is presented. The circuit consists of three linear VI-converters based on the difference of squares principle [l-31. Two of these perform the actual V to I conversion, while the third changes the bias currents of the first two in response to changes in the input common-mode level.
I. Introduction transconductance can be made independent of the common-mode input level by biasing the N-type and P-type VI-converters with the individual output currents of a third VI-converter after current limiting. This third VI-converter is singleended and driven by the common-mode input voltage. Figure 1 shows the structure of the proposed VI-converter circuit.
Principle
The individual output currents of a linear VIconverter based on the difference of squares principle can be described as: W with K =pCox-L The common-mode input range of a single (Ntype) transconductor reaches from a certain and herefore: voltage level above the negative supply rail up to order to cover the entire rail-to-rail commona certain level above the positive supply rail. In 
It now happens that the currents of equation I satisfy this condition:
(51 if V,, is constant. This means that these currents can be provided by a similar VI-converter. If one of both currents becomes zero, the other one has to be limited to a constant value in order to keep the total transconductance constant, this explains the need for the current limiters in figure 1.
Circuit description
A possible realisation of a transconductor based on the difference of squares principle is the circuit shown in figure 2 . Here the DC-voltage sources are formed by MOSFETs M3 and M4. Their drain currents are kept constant by the current sources M5 and M6 and the feedback loops formed by M7, M9 and M8, M10. The transistors M7 and M8 disconnect the drains of M3 and M4 from the gates of M9 and M10 and so enlarge the common-mode input range. This transconductor has been selected for its low minimal supply voltage and its efficient use of current. 
Fig. 2 Schematic of a square-law transconductor
After some modification the transconductor of figure 2 can also be used as the biasing circuit. In ~ 826 figure 3, one half of the circuit of the transconductor of figure 2 is shown together with a circuit that limits its output current to a value of 4Zdc. The current limiting is based on the principle that in a series connection of a current sink and a current source the lowest current always dominates [4] . The transistor that wants to carry the larger current is forced into the triode region in order to carry the lower current. In figure 3 the output of the current mirror formed by M11-Ml4 act as the current source and is connected in series with the drain of transistor M1 which acts as the current sink. A mirrored copy of the drain currents of M 1, M 13 and M 14 is available at the drain of transistor M15. figure 2 ) is biased as a function of the commonmode input level by using the circuit of figure 3. The complementary version of the transconductor (with P-type input transistors) is biased by a complementary version of the circuit of figure 3 . This results in the complete linear transconductor with a rail-to-rail common-mode input range, shown in figure 4. i " Fig. 4 Complete circuit of the linear VI-converter.
Simulations:
Several PSPICE simulations have been performed with the circuit of figure 4, using the parameters of a 2.5pm CMOS process and a supply-voltage of 3 Volts. The value of Idc was 8pA. The length of the transistors used for the actual VI-converters equals 10pm. The width of the PMOS transistors was taken 3.2 times the width of the NMBS transistors in an attempt to make K p equal KN. Under these conditions a small-signal bandwidth of 4.8 MHz can be achieved. The adaptive biasing circuit reduces the variation of the transconductance from 33% to less than 3%. Using an Id, of 2pA the minimal supply voltage is 2.2 Volts. 
